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Abstract 
 
This thesis focuses on the introduction of fully-integrated low-dropout regulators (LDOs). Recently, for 
the mobile and internet-of-things applications, the level of integration is getting higher. LDOs gets 
popular in integrated circuit design including functions such as reducing switching ripples from high-
efficiency regulators, cancelling spurs from other loads, and giving different supply voltages to loads. 
In accordance with load applications, choosing proper LDOs is important. LDOs can be classified by 
the types of power MOSEFT, the topologies of error amplifier, and the locations of dominant pole. 
Analog loads such as voltage-controlled oscillators and analog-to-digital converters need LDOs that 
have high power-supply-rejection-ratio (PSRR), high accuracy, and low noise. Digital loads such as 
DRAM and CPU needs fast transient response, a wide range of load current providable LDOs. As an 
example, we present the design procedure of a fully-integrated LDO that obtains the desired PSRR. In 
analog LDOs, we discuss advanced techniques such as local positive feedback loop and zero path that 
can improve stability and PSRR performance. In digital LDOs, the techniques to improve transient 
response are introduced. In analog-digital hybrid LDOs, to achieve both fast transient and high PSRR 
performance in a fully-integrated chip, how to optimally combine analog and digital LDOs is considered 
based on the characteristics of each LDO type. The future work is extracted from the considerations and 
limitations of conventional techniques. 
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I. INTRODUCTION 
For the mobile and internet-of-things (IoT) applications, the compact integration and low power 
dissipation is necessary in chip design. System-on-chip (SoC) that is contained every function in a 
compact chip become popular since it can remove chip-to-chip path-caused parasitic by removing 
power and signal delivery between chips. According this tendency, power management integrated 
circuits (PMICs) should be fully-integrated and thus more complex strategies are needed when 
designing these circuits. 
 
As shown in the top of Figure 1, a battery provides charges to the inputs of DC/DC converters and 
these converters deliver supply voltages to loads containing charges in capacitors (CL,DC/DCs) as the level 
of desired voltage. However, these supplies contain large switching ripples by the operation properties 
of these converters and spurs from other loads sharing same supply voltage. These problems make the 
loads which need clean and noise-less supply cannot operate properly. Furthermore, the loads can 
operate optimally in their own supply voltage level but DC/DC converters only provide same voltage 
level to their loads. 
 
To resolve these problems, low-dropout voltage regulators (LDOs) are added between switching 
converters and loads as shown in the bottom of Figure 1. Even if the LDOs have lower power efficiency 
than DC/DC converters due to series connection on current provision path, they can suppress switching 
ripples from DC/DC converters, reduce spurs from other loads, and provide different supply voltage to 
the different loads. 
 
As shown in Table 1, different types of voltage regulators can be used considering the condition of 
load blocks [1]. Since LDOs can rapidly provide the desired current to the load with less noise, it can 
be preferred loads which want that kinds of properties. The objective of LDOs is that they are seen as 
an ideal voltage source. It means that the LDO should provide exact output voltage (VOUT) level to their 
loads and the level should not be fluctuated by itself or sudden load transition. In other words, it should 
response rapidly to the change of load current (IL) and supply of LDO (VIN). LDOs were usually 
introduced to reduce the noise of DC/DC converters and keep loads from supply coupling in analog 
loads such as voltage-controlled oscillators (VCOs) and analog-to-digital converters (ADCs), but in 
recent years, they are used to provide wide range of IL and rapidly compensating frequent IL steps to 
keep the supply of digital loads such as DRAM and CPU. 
 
In this thesis, we present the fundamentals of LDOs such as operation and performance metrics of 
LDOs in Chapter II. In Chapter III, design and simulations of a fully-integrated analog LDO is 
２ 
 
introduced. We bring out the future work of LDO in Chapter IV and make conclusion in Chapter V. 
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Figure 1. The path of charge delivery from a battery to loads without LDOs (top) and with LDOs 
(bottom). 
 
Table 1. Comparison of voltage regulators 
 Linear regulator Switching regulator 
Efficiency Low High 
Noise Low High 
Transient response Fast Slow 
Step-up voltage No Yes 
Step-down voltage Yes Yes 
Area Small Large 
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II. FUNDAMENTALS OF LOW-DROPOUT REGULATORS (LDOS) 
2.1 BASIC OF LDOS 
2.1.1 Operation of LDOs 
As shown in Figure 2, analog LDOs basically consist of a P-type pass transistor (MP), an error 
amplifier (EA), and a load capacitor (CL). If IL or VIN changes, CL compensates the change firstly 
occurring fluctuation in VOUT. In the second step, feedback loop operates to regulate MP current (IOUT) 
as the same value of IL, restoring VOUT same value with reference voltage (VREF). 
 
For example, as shown in the top of Figure 3, when IL changes from minimum IL (IL,min) to maximum 
IL (IL,max), the current from CL (ICL) initially compensates IL, and it evokes VOUT decrease. After that, the 
negative feedback loop operates: input difference of EA decreases by VOUT decreasing and the reduction 
is amplified with EA gain (AEA), evoking huge decrease of the gate node voltage (VG) of MP. This 
increase of |VGS| of MP results in huge increase of IOUT, so MP can provide current in the same quantity 
with IL, and thus put VOUT on almost same value with VREF. As shown in the bottom of Figure 3, when 
ICL compensates IL initially, VOUT decreases, but as the portion of IOUT–compensation increases, VOUT 
gets back to the value of VREF. 
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Figure 2. Basic structure of analog LDO 
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Figure 3. LDO operation when IL changes from IL,min to IL,max. 
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2.1.2 Types of Pass Transistor 
We need to select the type of pass transistor between P-type and N-type for desired purpose. MP has 
smaller dropout voltage (VDO), lower power supply rejection ratio (PSRR), and lower output pole 
frequency (𝜔P,OUT) than N-type pass transistor (MN). The comparison of pass transistor type is shown 
in Table 2. 
 
VDO is the dropout voltage between VIN and VOUT. As shown in Figure 4, For MN operating in 
saturation region, VDO should be large. Otherwise, VG should be larger than VIN. Because VG should be 
larger than the sum of VOUT and threshold voltage (Vth) of MN. For example, if Vth of MN is over 300mV 
and the specification needs under 200mV VDO, charge pump is needed for increasing VG as larger than 
VIN + 100mV. 
 
PSRR is the ratio of the change in VIN to the change in VOUT it produces. If VIN fluctuates, in MN case, 
VOUT is robust to VIN fluctuation since in view of VOUT, only drain of MN fluctuates and MOSFET is 
inherently robust to the change of VDS. However, MP amplifying as MP gain (AMP) and deliver to VOUT 
since the change occurs in VGS. Thus, we generally say MN type LDOs have high PSRR than MP type 
LDOs. However, it is just a part of tendency and if deep analysis is conducted, the solution will be 
ambiguous. Detail strategies are presented in Section 2.2.1. In brief, after determining the type of pass 
transistor, EA type should be selected as the way vR cannot be represented in VOUT [2].  
 
General structure of LDO has two low frequency poles. 𝜔P,OUT is the pole at the node of VOUT, and 
𝜔P,G is the pole at the node of VG. In MN case, since low 1/gm impedance of MN is seen by VOUT, 𝜔P,OUT 
can easily be higher than 𝜔P,G and makes LDO gate-pole-dominant (GPD). However, in MP case, since 
the high 𝑟O impedance of MP is seen by VOUT, it can be negligible, so by the condition of load 
impedance, it can be GPD or output-pole-dominant (OPD) LDO. The characteristics of GPD and OPD 
LDO are explained in Section 2.1.3. 
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Figure 4. Analog LDO with MN 
 
Table 2. Comparison between MP and MN 
Pass transistor type P-type (MP) N-type (MN) 
VDO Low High 
PSRR Low High 
𝜔P,OUT Depend on IL High 
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2.1.3 Location of Dominant Pole 
Location of dominant pole is important consideration. In the past years, almost all LDOs were OPD 
since designers use large off-chip capacitor so 𝜔P,OUT is near to DC making feedback loop stable even 
in the situation that 𝜔P,G is somewhat small. Moreover, this large CL can bypass the noise of LDOs, 
and can be robust to load transition since the large CL compensates most IL with little fluctuation of 
VOUT (ΔVOUT). 
 
However, in recent years, fully-integrated LDOs are required to reduce PCB area and the number of 
pins in chips. As CL size is reduced, satisfying stability condition becomes difficult in OPD LDOs. In 
some applications, over 10mA IL is needed. For these reasons, GPD LDOs get popular for fully-
integrated design. The differences between OPD and GPD LDOs are summarized in Table 3.  
  
Table 3. Comparison of GPD and OPD LDOs 
Location of dominant pole Gate Output 
Area Small Large 
Noise High Low 
ΔVOUT High Low 
Stability @ IL,min Poor Good 
Stability @ IL,max Good Poor 
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2.2 PERFORMANCE METRICS OF LDOS  
2.2.1 Power-Supply Rejection Ratio (PSRR) 
 DC/DC converter ripple compression is one of the most significant goals of LDOs. Figure 5 shows 
two paths that vR are delivered to VOUT [3]. First path is through drain–source resistance of MP (1/gds) 
directly. Second path is through VG. In the second path, VG takes portion of the vR by impedance dividing. 
The difference between VG and VS is amplified to VOUT by the transconductance of MP (gm), so removing 
the difference is necessary. We can represent two paths with the equation that is related with change of 
IOUT (ΔIOUT) as 
where gds is the drain-source conductance of MP, Cgs is the gate-source capacitance of MP, and Cgd is 
the gate-drain capacitance of MP. 
 
VREF
VOUT
VIN
EA
+
ΔIOUT
MP
1/gds
VG Cgd
Cgs
vR
12
gm
 
Figure 5. The paths that vR are represented to VOUT. 
 
As mentioned in Section 2.1.2, in the path related to the first term of (1), vR are multiplied by gm in 
the MP case, and multiplied by 1/ro in the MN case. However, in the second path, the ratio between Cgs 
and Cgd dominantly determines the fluctuation of ΔIOUT. In the MP case, increasing Cgs (between VG and 
VIN) helps improve PSRR performance and in the MN case, increasing Cgs (between VG and VOUT) helps 
improve PSRR performance. Plus, we should consider the situation that vR affect the output of EA and 
generates VG ripples. The solution for this problem is provided in [2]. 
 
As shown in Figure 6–7, (2), and (3), we can remove these ripples by selecting suitable structure of 
EA. Briefly, for maximizing vR to VG fluctuating, PMOS mirror can be selected as it delivers the current 
that affects VG in the same direction of resistive dividing path. In the opposite case, NMOS mirror can 
 Δ𝐼OUT = 𝑔𝑑𝑠 ∙ 𝑣R + 𝑔m ∙ (𝑣R −  𝑣R ∙
𝐶gs
𝐶gs + 𝐶gd
)  (1) 
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affect VG in the opposite direction of resistive dividing path. It is worth noting that before-mentioned 
techniques are only applied to improve PSRR in the low frequency band. 
 
Figure 8 shows PSRR along frequency in the LDO that includes MP and NMOS input PMOS mirror 
EA combination. In DC region, PSRR has the value AEA·AMP (AOL). If the frequency over –3dB 
bandwidth (BW–3dB) of loop that is 𝜔P,G, AEA is reduced and PSRR performance gets degradation. In 
OPD LDO case, the PSR is kept constant since the load impedance rolls-off not only AEA does. To return 
to the GPD LDO case, if the frequency over the unity gain frequency (UGF), there is no more gain from 
EA, so the PSRR is kept constant. If the frequency over the output pole, load impedance rolls off, so 
the PSRR increases. If the frequency over the BW–3dB of load impedance that is made by CL and 
equivalent series resistance (RESR) of the CL, load impedance remains constant, so the PSRR is kept 
constant. 
 
The BW–3dB of PSRR (p1) can be more important than PSRRDC in the situation high frequency spur 
is injected into VIN such as the optical receiver applications [4]. Then, we can flip the combination from 
PSRRDC desiring combination. The characteristics of combinations are summarized in Table 4. 
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R2iR2
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Figure 6. Delivering vR to EA output fully in NMOS-input, PMOS-mirror. 
 
 
 
𝑉OUT,A = 𝑣R ∙
𝑅2
𝑅1 + 𝑅2
+ 𝑖R2(𝑅1||𝑅2) 
≈ 𝑣R ∙
𝑅2
𝑅1 + 𝑅2
+
𝑣R
𝑅2
(
𝑅1𝑅2
𝑅1 + 𝑅2
) = 𝑣R 
              (2) 
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Figure 7. Delivering vR to EA output scarcely in PMOS-input, NMOS-mirror. 
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Figure 8. PSR change along frequency. 
 
  
 
𝑉OUT,B = 𝑣R ∙
𝑅2
𝑅1 + 𝑅2
− 𝑖R1(𝑅1||𝑅2) 
≈ 𝑣R ∙
𝑅2
𝑅1 + 𝑅2
−
𝑣R
𝑅1
(
𝑅1𝑅2
𝑅1 + 𝑅2
) = 0 
              (3) 
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Table 4. The characteristics of combinations 
Pass transistor type EA PSRRDC p1 
MP 
NMOS input 
PMOS mirror 
AOL pG 
PMOS input 
NMOS mirror 
AEA AMPpG 
MN 
NMOS input 
PMOS mirror 
AEA AMPpG 
PMOS input 
NMOS mirror 
AOL pG 
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2.2.2 Output Voltage Noise (Vn,rms) 
 
IL
VREF
VOUT
VIN
EA
+
CL
MP
Vn,REF
Vn,EA
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Figure 9. Different noise sources of LDOs 
 
Output voltage noise (Vn,rms) is the total noise at the output node generated by a LDO itself. In some 
applications such as passive sensors, Vn,rms becomes an important factor. Different noise sources are 
represented in Figure 9. VREF noise (Vn,REF) comes from band-gap-reference (BGR) circuit, EA noise 
(Vn,EA) comes from EA, and MP noise (Vn,MP) comes from MP. Vn,REF and Vn,EA are dominant noise 
sources since they are amplified passing through the loop [5]. To suppress Vn,REF, a bypass capacitor at 
the node of VREF can be added. An effective way to reduce Vn,rms is to increase the value of CL sacrificing 
the chip area. The types of noise sources are thermal noise and flicker noises. We can calculate the value 
with 
where k is Boltzmann’s constant, T is the resistors’ absolute temperature, R is resistance, K is the 
process-dependent constant, Cox is the oxide capacitance in MOSFET devices, and W and L is channel 
width and length, respectively. 
 
 
𝑉𝑛,𝑡ℎ𝑒𝑟𝑚𝑎𝑙
2̅̅ ̅̅ ̅̅ ̅̅ ̅̅ ̅̅ ̅ = 4kTR ∙
1
1 +
s
𝜔P
 
𝑉𝑛,𝑓𝑙𝑖𝑐𝑘𝑒𝑟
2̅̅ ̅̅ ̅̅ ̅̅ ̅̅ ̅ =
𝐾
𝐶oxWL
∙
1
𝑓
 
              (4) 
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2.2.3 Line & Load Regulation 
The line and load regulation are important specifications for LDO providing exact the level of VOUT. 
Although the VIN or IL changes, VOUT should be kept as the same value with VREF. In the cover range of 
LDOs, the steady-state difference between VOUT and VREF by changing VIN and IL can be measured and 
related performance metrics are called line and load regulation, respectively. If a system needs dynamic 
voltage and frequency scaling (DVFS), line and load regulation of the LDO should be fine to provide 
desired levels. Some DVFS chips need <10mV resolution [6]. The line and load regulation performance 
of LDO using MP can be increased by increasing AOL as shown in (5) and (6).  
 
 
 
2.2.4 Load Transient Response Time (TR) & Settling Time (TS) 
As mentioned in Section 2.1.1, if the IL changes from light to heavy, CL initially compensates the 
current, and VOUT falls. After that, feedback loop operates with the speed of loop bandwidth and since 
IOUT at that time can provide same quantity of current with IL, the VOUT can be same with VREF. 
 
TR is defined as the time for the changed VOUT to be compensated and head toward the direction of 
the desired value. In Figure 10, (7), and (8), the calculation of TR is introduced according to the 
relationship between TR and IL transition time (Tedge) where t0 is the moment at which the IL changes [7]. 
TS is defined as the time that VOUT that deviates from VREF returns back near VREF, typically entering the 
range of 2% error with VREF. In Figure 11, the metrics are marked on the graph of VOUT transition. 
 
 
 
Line regulation =
Δ𝑉OUT
Δ𝑉IN
=
(
𝑟ds‖𝑅L
𝐴EA𝐴MP
)
𝑟ds + (
𝑟ds‖𝑅L
𝐴EA𝐴MP
)   
≈
𝑅L
𝐴OL
𝑟ds +
𝑅L
𝐴OL
≈
𝑅L
𝑟ds𝐴OL
  
             (5) 
 Load regulation =
Δ𝑉OUT
Δ𝐼L
=
𝑟ds‖𝑅L
1 + 𝐴EA𝐴MP
≈
𝑅L
𝐴OL
                (6) 
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Figure 10. TR when (a) Tedge << TR and (b) Tedge > TR 
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Figure 11. TR and TS when load transient. 
 
 
Δ𝑉OUT =
1
𝐶L
(∫ Δ𝐼OUT(𝑡)
𝑡0+𝑇edge
𝑡0
𝑑𝑡 + ∫ Δ𝐼OUT
𝑡0+𝑇R
𝑡0+𝑇edge
𝑑𝑡) 
             ≈
Δ𝐼OUT𝑇R
𝐶L
 
 (7) 
 
  
Δ𝑉OUT =
1
𝐶L
∫ Δ𝐼OUT(𝑡)
𝑡0+𝑇R
𝑡0
𝑑𝑡, 
Δ𝑉OUT =
𝑇RΔ𝐼OUT(𝑡)
2𝐶L
|𝑡=𝑇R , 
Δ𝐼OUT(𝑡)|𝑡=𝑇edge = Δ𝐼OUT →
𝑑𝐼OUT
𝑑𝑡
=
Δ𝐼OUT
𝑇edge
→ Δ𝐼OUT(𝑡)|𝑡=𝑇R =
Δ𝐼OUT𝑇R
𝑇edge
, 
𝑇R = √
2𝐶LΔ𝑉OUT𝑇edge
Δ𝐼OUT
  
 (8) 
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2.2.5 Dropout Voltage (VDO) & Quiescent Current (IQ) 
Quiescent current (IQ) is defined as the difference between input and output currents of LDO [8]. IQ 
is shown in Figure 12 and (9). 
VOUT
CL
IQ
VIN
IIN IOUT
IN OUT
GND
LDO
 
Figure 12. IQ in LDO. 
 
 
VDO and IQ are the metrics related to the power of LDO. These metrics are important for battery-
based applications since power reduction can prolong the battery life. The power efficiency of LDO can 
be written as 
where 𝜂I is the current efficiency. The focus whether reducing VDO or reducing IQ can be judged by the 
load condition. If the IL,max is huge and LDO usually operate in heavy load condition, reducing VDO is 
more effective for reducing power. However, if the load operates usually in light load condition, the 𝜂I 
will affect overall power significantly, so IQ will be more important. It depends on how long the LDO 
stays in ON state and how much IL is needed averagely. Designers can observe the load characteristics 
carefully and adopt right strategies. 
  
 𝐼Q = 𝐼IN − 𝐼OUT               (9) 
 
Power efficiency =
𝐼OUT𝑉OUT
(𝐼OUT + 𝐼Q)𝑉IN
× 100 
= 𝜂I (1 −
𝑉DO
𝑉IN
) × 100 
              (10) 
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2.2.6 Phase Margin (PM) 
Stability is necessary condition for many circuits. The PM is the difference between the phase at 
UGF of a system and 180° implying how much the system is stable. Especially in LDOs, as the IL 
varies from IL,min to IL,max, the 𝜔P,OUT changes dynamically. Satisfying desired PM performance at the 
worst case brings lots of degradation of other performances such as lower accuracy, lower PSRR, lower 
transient responses. Thus, we need more advanced methods than designs that other performance metrics 
are limited by worst case of stability. The solution is making the parameters that affects stability 
adaptively change as the 𝜔P,OUT changes. 
 
Light IL makes GPD LDO unstable as shown in Figure 13. In [9], the LDO includes VG sensing 
block. If VG gets high, the block reduces the bias current of EA (IB). Thus, at IL,min, the LDO can keep 
stability without the reduction of the BW in heavy load condition. It is shown in Figure 14. 
 
Heavy IL makes OPD LDO unstable as shown in Figure 15. In [10], by dividing EA into EA’ and a 
small gain amplifier, isolating the large output resistance of EA (ROUT,EA) from the large total capacitance 
of MP seen from gate (Cgg). Plus, for reduced gain because of EA’ (AEA’), the small gain amplifier 
compensates the gain as AEA/AEA’ to make the total DC gain same with conventional EA. Thus, the 
LDO can keep stability just splitting the large resistance and capacitance without extra power 
consumption to push 𝜔P,G away. It is shown in Figure 16. 
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Figure 13. Stability issue at IL,min in GPD LDO. 
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Figure 14. GPD LDO with adaptively biased EA.  
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Figure 15. Stability issue at IL,max in OPD LDO. 
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Figure 16. OPD LDO with small gain amplifier. 
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III. DESIGN AND SIMULATIONS OF AN ANALOG LDO 
3.1 DESIGN OF AN ANALOG LDO 
Analog LDOs are added in a chip for the loads that need noise-less supply such as VCOs and ADCs. 
In these applications, high PSRR and tight line and load regulation performance are necessary. The 
target specification as an analog LDO that has 50dB AOL,DC and 10kHz BWOL,–3dB, 10μA IQ, and 10pF 
CL. The PSRR condition comes from DC/DC converter that supply the voltage to the LDO with 
100mVP-P switching ripple and 50kHz switching frequency. A load block is VCO that consumes 60mW 
power and needs 30mA total current in worst case of power. To make the power of the LDO as less than 
10% of the load power, VDO was chosen as 200mV. 
 
Then, we can decide the size of MP considering the W/L ratio should be large as it can drive target 
IL,max operating in saturation region. The W/L of MP was designed as 3.8mm/30nm. In decision of the 
EA structure, we selected 1-stage NMOS-input PMOS mirror differential to single-ended EA for 
simplicity as shown in Figure 17. For increasing ROUT,EA, we increased the length of transistors. For 
increasing gm,EA and widening output dynamic range, we increased the width of transistors. 
 
VOUT,EA
Vin– Vin+ 
VIN 
IB=10uA
1.6μ
400n
1.6μ
400n
16μ
400n
16μ
400n
 
Figure 17. 1-stage NMOS-input PMOS-mirror EA 
 
Designed EA has 40dB DC gain and 12MHz BW. If MP is attached to this EA, the gain will increase 
and BW will be reduced. In Figure 18, a test bench is shown. By changing bias current of the load 
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controller (VB), we can measure the transient response of the LDO. The structure of the load controller 
is shown in Figure 19. In this structure, for the load controller performing desired Tedge, we should pay 
attention to the parasitic capacitance (CP) and resistance at the mirror pole since it can limit Tedge for RC 
delay at this node having much slower value than the one we expected. We designed the load controller 
can have 100ns Tedge.  
 
3.2 SIMULATIONS OF AN ANALOG LDO 
The transient response is shown in Figure 20. By using an iprobe, we investigated the open loop gain 
and phase of total system as shown in Figure 21. As we expected, the gain increased and BW–3dB was 
reduced by attaching MP. By injecting AC signals to supply, we found the PSR along frequency as 
shown in Figure 22. When a DC/DC converter has 100mVP-P switching ripples and 50kHz switching 
frequency, this LDO can reduce the ripples as less than 1mVP-P at the VOUT. 
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+
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Figure 18. Test bench for designed analog LDO 
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Figure 19. Load controller for designed analog LDO 
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Figure 20. Load transient response of designed analog LDO 
２２ 
 
 
HOL(f) @ IL,min
HOL(f) @ IL,max
HEA(f)
Loop Gain 
[dB]
0
Phase
[deg]
AEA,DC=40dB
AOL= 55dB @ IL,min
AOL= 51dB @ IL,max
f [Hz]
180
BW–3dB,EA=12.8MHz
X
f [Hz]
PM=76º 
PM=80º @ IL,min
PM=86º @ IL,max
BW–3dB,OL=21.6kHz
@ IL,min
BW–3dB,OL=27.0kHz
@ IL,max
X
 
Figure 21. Transfer functions of designed analog LDO 
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Figure 22. PSRR characteristics of designed analog LDO 
 
If we need more gain in the low VIN condition, as shown in Figure 23, a two-stage amplifier with a 
local positive feedback loop topology that makes ROUT of PMOS part of 1
st stage ideally infinite using 
negative gm can be used [11]. It can increases slew rate and gain. However, if the W/L ratio of PMOSs 
in the positive feedback loop are larger than diode connected PMOSs in 1st stage, latching can occur. 
That means the output cannot change appropriately by the input since the gm of local positive feedback 
transistors gets larger than the gm of input transistors. 
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This two-stage topology brings another low frequency pole at the 1st stage, so we should remove it 
for keeping the LDO stable. We can add zero path between supply to the gate of MP as shown in Figure 
24 [12]. In this location, the transfer function of LDO can add zero to remove the pole of 1st stage output 
node using pole-zero cancellation (PZC) technique. It also makes high PSRR for CZ helping VG copy 
VIN as mentioned in Section 2.2.1. 
 
Vin– Vin+ 
VIN 
IB
VOUT,EA 
Local positive feedback
 
Figure 23. Two-stage amplifier with a local positive feedback loop 
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Figure 24. Added zero path for PZC and high PSRR. 
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We can consider about fast TR analog LDO for applications such as a power-gating VCO in a fully-
integrated chip. These applications need to rapidly change to frequent start-up. For improving the 
transient response of analog LDOs, a flipped-voltage-follower (FVF) can be used [3]. This technique 
contains problem in heavy load condition that is FVF pole can be seen as an added low frequency pole 
making the system unstable. Furthermore, increasing slew rate of FVF for fast response to large load 
change consumes huge amount of power. Thus, we can use that technique in only narrow IL range 
situation. 
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IV. FUTURE WORK 
4.1 MOTIVATION OF DIGITAL LDOS 
In low supply applications, EAs can’t have high gain. Thus, achieving high AOL without EA is needed. 
One solution for this problem is digital LDO. As shown in Figure 25, basic digital LDOs consist of a 
comparator (COMP), a switch controller (SWC), and MPs that fully turn on and off. Since the MPs can 
provide large current operating in triode region, digital LDOs also get popular in memory loads that 
produce large IL. We also take advantages such as low VDO, comfortable integration with digital circuits, 
and process scalability. However, digital LDOs have disadvantages and limitations compared to analog 
LDOs. The comparison between analog and digital LDOs is written in Table 5. 
 
P
MPs
N
CODE
VREF
CLK SWC
IL
VOUT
CL
τ
VIN
COMP
 
Figure 25. Basic digital LDO 
 
In the PSRR of digital LDOs, if the vR changes with the frequency slower than sampling frequency 
(FS)/2, it can be compensated. The ripple amplitude of VOUT can be reduced only as the current resolution 
of least significant bit (LSB) MP of the LDO. Plus, the delay from sensing the ripple to update the 
control code of MPs worsens the PSRR of digital LDOs. Thus, PSRR of digital LDOs is typically poor 
than that of analog LDOs. Limited resolution of digital LDOs also affects the line and load regulation. 
The regulation performance stays coarse in digital LDOs. 
 
Fast TR can be achieved by continuous detection and high slew rate in OPD analog LDOs with large 
power. In GPD analog LDOs, slew rate is limited by the stability. In the digital LDOs, for reducing TS, 
FS can increase but it needs lots of IQ. In [13], the LDO can response transition rapidly, but the steady-
state power is reduced since FS slows down automatically as the difference between VREF and VOUT gets 
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smaller. However, the sum of time taken to detect and propagation delay to updating the code of MPs 
cannot be reduced well. The TR in worst case is 1/Fs + calculation delay as shown in Figure 26. 
 
In the stability of digital LDO, since the SWC is commonly an accumulator that is a discrete-time 
integrator, it contains a pole at z=1 in z-domain, digital LDOs naturally classified as GPD LDO [14]. 
However, by the value of FS, this system can be unstable causing limit cycle oscillation. The digital 
LDO in [13] mentioned earlier can also solve the stability problem by making the FS slows down when 
the value enters the settling range. 
 
In power and area, OPD LDOs have trade-off between power and area for securing PM, GPD LDOs 
don’t need to increase IG but should provide static current to EA and also don’t need large CL but the 
MP size should be larger than digital LDO since MP needs to operate in saturation region. In addition, 
VDO of digital LDO can be small as about 50mV operating in triode region.  
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Table 5. Comparison of analog and digital LDO 
 OPD analog LDO GPD analog LDO Digital LDO 
PSRR 
High PSRR 
@high freq. 
High PSRR 
@low freq. 
Low PSRR 
@all freq. 
Line & load 
regulation 
Medium Fine Coarse 
TR Fast Slow Slow 
TS Fast Slow Fast 
Stability issue @ IL,max @ IL,min @ IL,min & high FS 
Power Large Medium Small 
Area Large Medium Small 
Low supply operation Poor Poor Good 
 
 
VREF
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CLK
Event occurs
CODE
VOUT
11 210 1510 9 09
propagation delay
Time taken 
to detect
TR
 
Figure 26. The timing diagram from detection to updating the code of MPs. 
  
２８ 
 
4.2 DIGITAL LDOS FOR FAST TRANSIENT AND HIGH ACCURACY 
Digital LDOs are added in a chip for the loads that are frequently changing by input data sequences 
and lots of functions share one common VIN from DC/DC converter output in a chip such as DRAM 
and CPU systems. For digital loads, if VOUT droop is larger than the logic threshold value, it can evoke 
critical errors in operation. Thus, in the frequently changing IL with changing the logic levels, keeping 
VOUT droop is one of most significant goals in digital loads. Plus, little decrease in VOUT that is supply 
of the logic gates makes the speed of calculation of digital logics go slow down. 
 
In these application, digital LDO should have fast transient response and wide IL range. There is a 
trade-off between transient response and power. To break this trade-off, adaptive FS techniques are 
introduced [13–14]. If we want to compensate the current in a few cycles regardless of the speed of FS, 
ADC is needed since it can expect the amount of the change of IL. However, depending on the number 
of the level of the ADC, it has trade-off between resolution and power & area. 
 
Moreover, even the ADC gives exact information about Δ VOUT, this Δ VOUT can be the result of 
different ΔILs. In other words, the result cannot exactly detect the difference of ILDO and IL, that is how 
many transistors should be turned on. This is because the voltage difference has the relationship with 
ΔIL as written in (11), where IL,initial is the IL that is initially provided in steady-state before the transition. 
It is worth nothing that this equation assumes that there is only RL and ignore CL, but in real, two 
components can affect ΔVOUT. 
 
 
By (11), we can know that IL,initial affects the ΔVOUT as well as ΔIL. For example, as shown in Figure 
27, ΔVOUT=10mV can be the result of 3→10mA or 1→5mA. 
 
One technique to reduce TS without mixed solutions is binary search algorithm [15]. However, it can 
evoke overcompensation and glitches. This is because even in the small ΔIL, binary search should starts 
changing as IL,max/2. 
 
Another unsolved problem in these fast TS digital LDOs is that TR cannot be reduced as shown in 
Figure 26. Event-driven digital LDO can reduce TR, but it needs consistent power. 
 
 Δ𝑉OUT ∝ 𝐼L,initial ∙ Δ𝐼L               (11) 
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Figure 27. Same voltage difference by two different IL step conditions 
 
For DVFS applications, the accuracy of digital LDOs can be a crucial factor. For improving the 
accuracy where the fine-grain DVFS is needed for SoC demanding <10mV voltage resolution [6], the 
techniques such as switched-capacitor resistance with high frequency [6], 1-bit DSM [16], and multi-
level VG generator [17] can be used. 
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4.3 HYBRID LDOS FOR FAST TRANSIENT AND HIGH PSRR 
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Figure 28. Analog-digital hybrid LDO 
 
In some SoC applications, one wants to use same LDO for both analog and digital loads for design 
convenience and ordered floorplan. For these applications, a LDO that can drive both analog and digital 
loads is crucial. For that, a LDO should be versatile that can rapidly respond to the load transient, 
achieve high PSRR in a fully-integrated chip. Recent analog-digital hybrid LDOs usually focuses on 
the fast transient and moderate PSRR performance [18–19], but achieving high PSRR remains a critical 
problem for analog loads. Plus, since OPD and GPD analog LDOs have different characteristics, there 
are problems with OPD or GPD based hybrid LDO topology respectively. 
 
In [18], an OPD analog + digital LDO is introduced. They insist that if load needs fast settling to 
large ΔIL, added digital LDO can compensate these performances. However, there are problems such 
as they can degrade the size merit of digital LDO by large CL and the accuracy cannot be much improved 
by stability issue when increasing AEA. 
 
In [19], a GPD analog + digital LDO can have high accuracy with digital integrator regulating 
steady-state error. Since the error regulation needs slow FS, it consumes small power. Both GPD and 
digital LDO require high 𝜔P,OUT , area can be kept small. However, it cannot response to the load 
change rapidly due to stability issue when increasing IG in GPD analog LDO and limitation of delay in 
digital LDO as mentioned earlier in Figure 26.  
 
In the fully-integrated circuit, the GPD analog + digital LDO topology can be more attractive option. 
However, this topology needs the way to respond rapidly to the load transient without sacrificing power 
and degrading PM. Furthermore, the problem of degradation in PSRR still exists. 
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V. CONCLUSIONS 
In SoC applications, LDOs are needed for reducing switching ripples from high-efficiency regulators 
and spurs from other loads sharing the same regulators, and providing different supply voltages to 
different loads. When designing LDOs, choosing proper type in pass transistor, EA, and dominant pole 
along with applications is crucial. For designing LDOs, building reasonable priority is important 
starting from obtaining target specifications. 
 
In analog LDOs, we deal with advanced techniques such as local positive feedback loop and zero 
path that improves stability and PSRR performance. OPD LDO has large CL and GPD LDO has slow 
TR and TS. For fully-integration, GPD LDO is preferred but slow transient responses should be improved. 
 
In digital LDOs, the techniques that make TR and TS fast are introduced. Adaptive FS for improving 
TR and TS needs to clock generating high FS. ADC-based voltage comparators for improving TS have 
ambiguous answer problem that one ΔVOUT information contains lots of solutions about ΔILs. Plus, the 
techniques that make fine resolution of ILDO are introduced. 
 
In analog-digital hybrid LDOs, for both analog and digital loads in a fully-integrated chip, 
GPD+digital LDO combination is preferred than OPD+digital combination with moderate PSRR 
performance and high accuracy. Also, we can improve TS with a digital LDO. However, degradation of 
PSRR from MP,Ds of a digital LDO remains a problem. Furthermore, slow TR from both stability issue 
in GPD LDO and clock-dependent tendency in digital LDO should be improved.  
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